




USRP-B Power


TITLE: \$Date: 2005/12/15 21:36:13 \$
 FILE: SRC\$File: power.sch.v \$
 REVISION: \$Revision: 1.7 \$
 PAGE: 1 OF 5
 DRAWN BY: \$Author: matt \$



USRP-B FPGA/FX2 Interface	
TITLE	\$Date: 2005/12/15 20:34:07 \$
FILE: \$RCSfile: interface.sch,v \$	REVISION: \$Revision: 1.5 \$
PAGE 2 OF 5	DRAWN BY: \$Author: matt \$







TITLE			
USRP-B Clcking			
FILE:	\$Source: /opt/utrp-hw-cvs/utrp-hw/utrp-b/clock.sch.v \$		
DATE:	\$Date: 2005/12/15 21:36:13 \$	REVISION:	\$Revision: 1.3 \$
PAGE:	5	OF	5
DRAWN BY:			\$Author: matt \$